Appl. No. 09/998,050 IN THE CLAIMS

1. (Currently Amended) A method for generating a random number, comprising the steps of:

operating a plurality of flip-flops in a meta-stable state, each of the plurality of flip-flops connected to delay circuitry operable to violate set-up and/or hold times of the flip-flop so as to put the flip-flop in a meta-stable state;

generating a random bit if one of said flip-flops enter said meta-stable state; and preventing the generation of a random bit if more than one of said plurality of flip-flops enter a meta-stable state within a predefined time interval.

- 2. (Original) The method of claim 1, wherein said flip-flops are driven in parallel.
- 3. (Currently Amended) The method of claim 1, wherein at <u>least</u> lease one of said flip-flops is connected to at least one other of said flip-flops.
- 4. (Original) The method of claim 1, wherein said preventing step is performed by one or more exclusive or (XOR) circuits.
- 5. (Original) The method of claim 1, wherein said generating step further comprises the step of choosing a random bit if an output of one of said flip-flops does not match an applied input.
- 6. (Original) The method of claim 1, further comprising the step of synchronizing an output of each of said flip-flops with a local clock source.

Appl. No. 09/998,050

- 7. (Original) The method of claim 6, wherein a synchronizing circuit that performs said synchronizing step is less susceptible to becoming meta-stable than said flip-flips.
- 8. (Original) The method of claim 1, further comprising the step of collecting a plurality of said random bits to produce a random number.
- 9. (Original) The method of claim 1, further comprising the step of inverting an input signal for a second flip-flop to ensure that said second flip-flop does not have the same input signal as a first flip-flop.
- 10. (Currently Amended) A random number generator, comprising:

a plurality of flip-flops <u>operable so as to enter operated in</u> a meta-stable state to generate a random bit if one of said flip-flops enter said meta-stable state, <u>each of the plurality of flip-flops connected to delay circuitry operable to violate set-up and/or hold times of the flip-flop so as to put the flip-flop in a meta-stable state; and</u>

means for preventing the generation of a random bit if more than one of said plurality of flip-flops enter a meta-stable state within a predefined time interval.

- 11. (Original) The random number generator of claim 10, wherein said flip-flops are driven in parallel.
- 12. (Original) The random number generator of claim 10, wherein at least one of said flip-flops is connected to at least one other of said flip-flops.
- 13. (Original) The random number generator of claim 10, wherein said means for

Appl. No. 09/998,050

preventing the generation of a random bit is one or more exclusive or (XOR) circuits.

- 14. (Original) The random number generator of claim 10, wherein detection of the metastable state of said flip-flops is discerned if an output of one of said flip-flops does not match an applied input.
- 15. (Original) The random number generator of claim 10, further comprising a synchronizing circuit to synchronize an output of each of said flip-flops with a local clock source.
- 16. (Original) The random number generator of claim 15, wherein said synchronizing circuit is less susceptible to becoming meta-stable than said flip-flips.
- 17. (Original) The random number generator of claim 10, wherein a plurality of said random bits are collected to produce a random number.
- 18. (Original) A method for generating a random number, comprising the steps of: operating a first flip-flop in a meta-stable state; and generating a random bit from an output of a second flip flop when said first flip-flop is in said meta-stable state;

wherein each of the first and second flip-flops are connected to delay circuitry operable to violate set-up and/or hold times of the flip-flops so as to put the flip-flops in a meta-stable state.

19. (Original) The method of claim 18, wherein said generating step is triggered by at least

FROM : Paper Parachute

Appl. No. 09/998,050 one exclusive or (XOR) circuit.

- 20. (Original) The method of claim 18, further comprising the step of synchronizing an output of said second flip-flop with a local clock source.
- 21. (Original) The method of claim 18, further comprising the step of collecting a plurality of said random bits to produce a random number.